International Journal of Research and Innovation in Multidisciplinary (www.ijrim.com)
ISSN 2910-30XX || Volume 3, Issue 1, January 2026 ||

# High Throughput with Low Delay VLSI Architecture of Wavelet Filter for Image Denoising

[1]Anamika Chaurasia , [2]Mr. Manish Gupta,
[1]Research Scholar, Dept. of Electronics and Communication Engineering, SCOPE College of Engineering, Bhopal, India
[2]Assistant Professor, Dept. of Electronics and Communication Engineering, SCOPE College of Engineering, Bhopal, India

***Abstract*— Image and video signals are contaminated by motivation clamour while acquiring or transmission. Consequently, there is a need for an effective and consumer pleasant motive commotion expulsion technique. Because of the ruckus problem the general exhibition down or here and there it disappointed. This study provides an effective VLSI Filter design for picture denoising with performance analysis. The test photographs are of varying size and objective. The denoising execution is calculated; unbiasedly top sign to commotion proportion and abstractly visual nature of image and it is discovered that Daubechies 6-tap wavelet filter wavelets beat. Simulation is done using MATLAB and VLSI – Xilinx 14.7 software using virtex 7 FPGA IC. The picture process must be visualises using the MATLAB programme and the filter design to be optimised using the Xilinx version-14.7.**

***Keywords—Wavelet, MATLAB, Image, Denoising, VLSI, Filter, Noise, FPGA.***

## I. INTRODUCTION

In computerized picture introduction or scaling is an issue that has as of late got incredible consideration. Picture scaling is a course of resizing a computerized picture, and it is a nontrivial cycle that includes a tradeoff between productivity, perfection, and sharpness. These days, the picture scalar is generally embraced in compact medical services gadgets, advanced electronic hardware, computerized camera, computerized photograph outline, cell phone, contact board PCs, and so on [1]. It has turned into a critical pattern to plan a minimal expense, top caliber, and elite execution picture scalar by the VLSI procedure for sight and sound items. As the realistic and video uses of portable handset gadgets grow up, the interest and meaning of picture scaling are increasingly remarkable. The picture scaling calculations dependent on interjection are essentially of two sorts: straight and nonlinear introduction methods[2].

The least difficult direct insertion strategy is a closest neighbor calculation which is a low-intricacy calculation, however it brings about scaled pictures with obstructing and associating curios. The most broadly utilized scaling strategy is bilinear introduction calculation by which the objective pixel can be gotten by utilizing the straight interjection model in both flat and vertical ways. Another well known polynomial-based technique is bicubic interjection calculation, which utilizes a lengthy cubic model to obtain the objective pixel by a 2D normal lattice. The nonlinear interjection strategies like weighted middle addition, arch introduction, respective filter, and autoregressive model extraordinarily further develop picture quality by diminishing obstructing, associating, and obscuring impacts contrasted with straight techniques [3][4].

Picture examination is worried about making quantitative estimations from a picture to create a depiction of it. In the easiest structure, this undertaking could be perusing a name on a staple thing, arranging various parts on a sequential construction system, or estimating the size and direction of platelets in a clinical picture. Further developed picture examination frameworks measure quantitative data and use it to settle on a modern choice, for example, controlling the arm of a robot to move an item in the wake of recognizing it or exploring an airplane with the guide of pictures procured along its direction.




Figure 1: Digital Image

The 2D nonstop image f(x,y) is divided into N lines and M parts. The convergence of a line and a segment is denoted as pixel. The worth restricted to the whole number directions [m,n] with {m=0,1, 2,...,M-1} and {n=0,1,2,...,N-1} is f[m,n]. Indeed, much of the time f(x,y)— which we should consider of to be the true sign that encroaches on the substance of a sensor. Ordinarily an image record, for example, BMP, JPEG, TIFF and so on, comprises some header and picture data. A header generally comprises nuances such configuration identifier (normally initial data), aim, number of pieces/pixel, pressure kind, and so forth.

## II. METHODOLOGY




Figure 2: Flow Chart

Design techniques for computer-aided VLSI chips with equal channels are presented, recognised, and tested. The multi-encoded AI framework allows for a completely natural and computationally precise layout. For processing 1-D/2-D signals, we offer a multiplier-free technology based on mathematical number representation of the Daubechies 6-tap wavelet change.

With this engineering, previous schemes are improved. If we compare this setup to the current one, we see that it restricts the number of 2-input viper circuits that are equivalent. The suggested approach takes into account the mathematical whole-number features of the filter bank procedure, which increases the complexity of the circuit and further develops the framework's execution. This layout was made to improve the filter image and modify the recreating process so as to reduce the overall viper count in filter engineering. As a result of the filter and altered interaction with this cycle, it is recommended to quicken the picture pressure process.

Daubechies 6-tap wavele technique is used for the wavelet transformation in the suggested study. Symmetrical filter banks provide excellent recreation filter banks for several channels. Paraunitary filter banks, another name for symmetrical filter banks, are characterised by their ability to be divided into two equal halves. Daubechies 6-tap wavelet modification was previously utilised to lessen the snake counter in filter implementation. Additionally, reduce travel time. To address the problem seen in the previously mentioned image pressure technique, we provide a fruitful picture denoisng pressure process.

Our suggested method efficiently reproduces the initial image by making use of symmetrical filters. This suggested plot's operational approach is broken down into the following cycles: information picture (Original image) determination, paired focus acquisition, and applying Feature alteration. Next, we'll utilise DWT computation to encode the symmetrical filter, then decode the feature foci using the opposite direction, and finally, we'll use Feature Transformation to reverse the process and recreate the original image. To address the problem encountered by the aforementioned conventional picture pressure method, we provide an effective new process.

One key component of our suggested method is the use of a symmetrical filter, which allows us to efficiently reconstruct the original image from the given one. This suggested plot's working approach is broken down into the following interactions: selecting an information image (the "Original Picture"), acquiring paired focal points, using Feature Change to get the Feature Focuses, and finally, acquiring the Feature Iterations. DWT encoding of the symmetrical filter, DWT decoding of the feature focus points, and DWT-based image reconstruction using inverse feature transformation.

We provide a practical implementation of a delayed wavelet filter and show how it may be effectively engineered in this study. We use a novel incomplete item generator and provide a strategy for streamlined adjusted pipelining across the arduous combinational squares of the design to achieve reduced variation deferral and region postpone power effective execution.

The purpose of the suggested framework is to advance the image filtering procedure. Additionally, the stress ensures premium quality outcomes. The complexity of the viper circuit is reduced and the number of administrators needed is reduced with the suggested smear 6 wavelet adjustment. The complexity of the required machinery is reduced by the suggested framework. The area is to be improved, and the way delay is to be kept to a minimum. The suggested structure's methodical approach to reducing transformation lag in the error estimation block. Additionally, a degree of snake tree trimming is anticipated to reduce the equipment's complex architecture without observable breakdown of constant state MSE. Exceptional request filters have a variety deferral of N cycles for every N of filter length. The suggested solution has the potential to reduce both region and power consumption by removing redundant pipeline hookups. As a means of improving image filtering, increasing PSNR while decreasing mse value. With today's technology, we can greatly reduce the filtering time while maintaining a good image quality.

## III. SIMULATION RESULTS

The simulation is performed using MATLAB and Xilinx software.



Figure 3: Extract Feature points




Figure 4: Top module of filter in xilinx environment

Figure 4 is showing the top module of the filter design, where see the various input and output combinations.



Figure 5: Assign clock and reset

Figure 5 shows the clock and reset pulse, the clock pulse and reset is set at 1 to trigger.

Table 1: Simulation Scenario

| Sr No | Name | Value |
|---|---|---|
| 1 | Software Name | MATLAB-Xilinx |
| 2 | MATLAB Version | 8.4 |
| 3 | Xilinx Version | 14.7 |
| 4 | Language | Verilog |
| 5 | Simulator | ISim |
| 6 | FPGA | virtex 7 |
| 8 | Device Name | XC7VX330T |
| 9 | Modeling | Behavior |

Table 2: Comparison of simulation results

| Sr No. | Parameter | Previous Work [1] | Proposed Work |
|---|---|---|---|
| 1 | Filter Type | Bilateral Filter | Wavelet Filter |
| 2 | Delay | NA | 0.897 ns |
| 3 | Frequency | 236.697 MHz | 1114 MHz |
| 4 | Slice look up table | 5142 | 418 |
| 5 | Fully used look up-flip flop pair | 1782 | 254 |
| 6 | Bounded I/O boxes | 69 | 57 |
| 7 | Number of DSP48E1s | 36 | 8 |
| 8 | Throughput | 59171103 pixels/sec | 89120000 pixels/sec |

Table 1 shows how the proposed work compares to current work, and it is clear that the suggested work produces superior results.

## IV. CONCLUSION

Image denoising is a technique used to smooth out blurs and noise in an image. It is the goal of the filter's design to improve its filtering performance, reduce the delay level compared to the recommended method, and cut down on power consumption. Picture filtering allows for quicker filter design. The proposed filter allows for a frequency of 1114 MHz, up from the previous limit of 236.697 MHz. Eight DSP48E1s are being used with a 418-entry lookup table, a 254-entry completely utilised lookup flip flop pair, 57-entry bounded I/O boxes, and a small number of unbounded I/O boxes. Total throughput for the current operation is 89120000 pixels/sec, up from 59171103 pixels/sec for the prior task.

## REFERENCES

1. M. Mody, R. Allu, J. Villarreal, W. Wallace, N. Nandan and A. Baranwal, "High Throughput VLSI Engineering for Two-sided Sifting in PC Vision," 2022 IEEE Worldwide Meeting on Gadgets, Registering and Correspondence Advances (CONECCT), Bangalore, India, 2022, pp. 1-4, doi: 10.1109/CONECCT55679.2022.9865827.
2. C. Lien, C. Tang, P. Chen, Y. Kuo and Y. Deng, "A Low-Cost VLSI Architecture of the Bilateral Filter for Real-Time Image Denoising," in IEEE Access, vol. 8, pp.

64278-64283, 2020, doi: 10.1109/ACCESS.2020.2984688.
3. M. Monajati and E. Kabir, "A Modified Inexact Arithmetic Median Filter for Removing Salt-and-Pepper Noise From Gray-Level Images," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 4, pp. 750-754, April 2020, doi: 10.1109/TCSII.2019.2919446.
4. A. Chakraborty and A. Banerjee, "A Multiplierless VLSI Architecture of QR Decomposition Based 2D Wiener Filter for 1D/2D Signal Processing With High Accuracy," 2018 4th International Conference on Computing Communication and Automation (ICCCA), 2018, pp. 1-6, doi: 10.1109/CCAA.2018.8777458.
5. B. Johnson, N. Thomas and J. S. Rani, "An FPGA Based High throughput Discrete Kalman Filter Architecture for Real-Time Image Denoising," 2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID), 2017, pp. 55-60, doi: 10.1109/VLSID.2017.26.
6. P. Sendamarai and M. N. Giriprasad, "FPGA implementation of combined compression & denoising scheme for remote sensing images," 2016 IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), 2016, pp. 401-404, doi: 10.1109/RTEICT.2016.7807850.
7. A. Mekkalaki and M. Kulkarni, "Design of 16∗16 high speed MLM using KOM for image filter applicaton," 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), 2016, pp. 3504-3509, doi: 10.1109/ICEEOT.2016.7755356.
8. Kamarujjaman, M. Mukherjee and M. Maitra, "An efficient FPGA based de-noising architecture for removal of high density impulse noise in images," 2015 IEEE International Conference on Research in Computational Intelligence and Communication Networks (ICRCICN), 2015, pp. 262-266, doi: 10.1109/ICRCICN.2015.7434247.
9. R. Pushpavalli and G. Sivarajde, "An intelligent post processing technique for image enhancement," 2013 International Conference on Emerging Trends in VLSI, Embedded System, Nano Electronics and Telecommunication System (ICEVENT), 2013, pp. 1-5, doi: 10.1109/ICEVENT.2013.6496555.
10. P. Deepa and C. Vasanthanayaki, "VLSI Implementation of Enhanced Edge Preserving Impulse Noise Removal Technique," 2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems, 2013, pp. 98-102, doi: 10.1109/VLSID.2013.170.
11. C. Lien, C. Huang, P. Chen and Y. Lin, "An Efficient Denoising Architecture for Removal of Impulse Noise in Images," in IEEE Transactions on Computers, vol. 62, no. 4, pp. 631-643, April 2013, doi: 10.1109/TC.2011.256.
12. K. Vasanth, S. N. Raj, S. Karthik and P. P. Mol, "Fpga implementation of optimized sorting network algorithm for median filters," INTERACT-2010, 2010, pp. 224-229, doi: 10.1109/INTERACT.2010.5706144.
13. C. Hsu, C. Lan, Y. Lo and Y. Huang, "Adaptive De-noising Filter Algorithm for CMOS Image Sensor Testing Applications," 2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems, 2010, pp. 136-143, doi: 10.1109/DFT.2010.23.
14. C. Lien, P. Chen, L. Chang, Y. Lin and P. Chang, "An efficient denoising chip for the removal of impulse noise," Proceedings of 2010 IEEE International Symposium on Circuits and Systems, 2010, pp. 1169-1172, doi: 10.1109/ISCAS.2010.5537308.
15. P. Chen, C. Lien and H. Chuang, "A Low-Cost VLSI Implementation for Efficient Removal of Impulse Noise," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 18, no. 3, pp. 473-481, March 2010, doi: 10.1109/TVLSI.2008.2012263.